



IPW
93
B

XA-9472

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Yasuhisa SHIMAZAKI et al.

Appln. No.: 09/855,660

Group Art Unit: 2819

Filed: May 16, 2001

Examiner: D. Chang

For: SEMICONDUCTOR INTEGRATED CIRCUIT HAVING HIGH-SPEED
AND LOW-POWER LOGIC GATES WITH COMMON TRANSISTOR
SUBSTRATE POTENTIALS, AND DESIGN DATA RECORDING
MEDIUM THEREFOR

* * *

FOURTH SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT
AND STATEMENT UNDER 37 C.F.R. § 1.97(e)

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Pursuant to 37 C.F.R. § 1.56, and without any
assertion as to materiality or prior art effect, the
documents listed on the attached Form PTO-1449 are hereby
cited.

The listed documents were cited in a recent Office
Action in a counterpart Japanese application. A partial
English translation of the Japanese Office Action is

attached. Note that citations 7 and 8 in the Office Action are already of record in the instant application.

A U.S. counterpart of Document AN has been provided to facilitate consideration of Document AN.


STATEMENT UNDER 37 C.F.R. § 1.97(e)

The undersigned hereby states that each item of information contained in this Supplemental Information Disclosure Statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Statement.

The Commissioner is hereby authorized to charge to Deposit Account No. 50-1165 any fees under 37 C.F.R. §§ 1.16 and 1.17 that may be required by this paper and to credit any overpayment to that Account. If any extension of time is required in connection with the filing of this paper and has not been requested separately, such extension is hereby requested.

Respectfully submitted,


By:


Mitchell W. Shapiro

Reg. No. 31,568

MWS:lat:jab

Miles & Stockbridge P.C.
1751 Pinnacle Drive
Suite 500
McLean, Virginia 22102-3833
(703) 610-8652
June 29, 2004

FORM PTO-1449			Atty. Docket No.	Appln. No.
LIST OF DOCUMENTS CITED BY APPLICANT			XA-9472	09/855,660
			Applicant	Yasuhisa SHIMAZAKI et al.
			Filing Date	Group
			May 16, 2001	2819

U. S. PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Name	Class	Sub-Class	Filing Date
	AA						
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						

FOREIGN PATENT DOCUMENTS

Examiner Initial		Document Number	Date	Country	Class	Sub-class	Translation
	AJ	01-273332	11/01/89	Japan			Abstract
	AK	04-132252	5/06/92	Japan			Abstract
	AL	02-084815	3/26/90	Japan			Abstract
	AM	4-155863	5/28/92	Japan			Abstract
	AN	10-74843	3/17/98	Japan			Counterpart
	AO	05-108194	4/30/93	Japan			Abstract
	AP						

OTHER (including author, title, date, pertinent pages, etc.)

	AQ	
	AR	

Examiner	Date Considered
----------	-----------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.